Please analyze the hazards in the assembly code which may cause the pipeline to stall, assuming all the instructions and data
are in the instruction and data caches and do not cause stalls in the IF and MEM stages.
申論題內容
(g) [5 points] Can "blocking" be used to reduce the cache misses in the previous question? If yes, please rewrite the code with
blocking and estimate the performance benefit of blocking.