4.[20%] The following questions are for the five-pipeline-stage MIPS processor design.
申論題內容
(@) (6%) For the lw instruction, which control signals are needed and how are these control signals
transferred with pipeline operations for the data path you drew in (b)?
阿摩線上測驗
登入