申論題

2. Given one logical circuit (as shown in Figure 1) and the corresponding truth table is provided
in Table 1 as well. We assume the initial state of clk signal is 1. In addition, one value will be
assigned to input D every one clock cycle. The output of this circuit is Q and Q' and the input
sequence of D input is