Fig. 1. Logic circuit. Problem 7 (12 points) Draw the state diagram of the machine described by the following Verilog HDL.
阿摩線上測驗
登入
阿摩線上測驗
登入
