4. (15%) For a static four-input NAND gate with L a 0.18 um, all transistor sizes are chosen to match the delay of a basic CMOS inverter with (W/L)n = n and (W/L)p= p.
阿摩線上測驗
登入
