2. The standard pipeline has five stages: fetch(F), decode (D), execute (X), memory (M), and
writeback (W). Consider the following four-stage pipelines, formed by combining two stages of the
classic five-stage pipeline.
申論題內容
2.3 What specific positive might combining the "M" and "W" stages have on the clock frequency of
the pipeline?
阿摩線上測驗
登入