題組內容

4. Memory Hierarchy The following Figure 2 shows the process of going from a virtual address to a data item in cache. Answer the following questions based on this figure.61e51a1425e98.jpg

4.2 Is the TLB direct mapped, set associative, or full associative? Is the data cache, direct mapped, set associative, or fully associative?