5.2 Assume each block requires 2 extra valid bits. What is the size of the cache memory?

4. Identify all of the data dependencies in the following code running in a 5-stage pipelined MIPS CPU. Which dependencies are data hazards that will be resolves via forwarding? Which dependencies are data hazards that will cause a stall? strategy.