申論題

4.[20%]

B. (4%)(1) Draw the hardware architecture of a faster 32-bit unsigned multiplier based on loop unrolling. (4%) (2) Explain the operational flow of this multiplier. (2%) (3) What are advantages and disadvantages of this multiplier design?