申論題內容
6.1 Find the AMAT for a processor with a 2 ns clock, a miss penalty of 20 clock cycles, a miss ratc
of 0.06 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle.
Assume that the read and write miss penalties are the same and ignore other write stalls.