題組內容

5.The latency of a block of digital logic is the time needed to do the work in the block. Assume that
logic blocks needed to implement a processor's datapath have the following latencies:
61e6147f64202.jpg
Consider the following datapath using the above logic blocks.
61e6149a76065.jpg

(b) What is the clock cycle time if we only have to support LW (load word) instructions?